(19) The Patent Office of the Japanese Government (JP)

(12) Published Unexamined Patent Application (A)

(11) Publication Number (Unexamined): Sho 59-208756

(51) International Patent Classification: H 01 L 23/12

21/56

23/48

• 1

Classification Symbol:

Office Order Number: 7357-5F

7738-5F

7357-5F

(43) Publication Date: November 27, 1984 (Showa 59)

Examination Claimed/Unclaimed: Unclaimed

Number of Inventions: 1

(Total 5 pages)

(54) Title of Invention: Production Method of Packaging for Semiconductor Equipment

(21) Application Number: Tokugansho 58-83188

(22) Application Date: May 12, 1983 (Showa 58)

(72) Inventor: Katsuhiko Akiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor: Tetsuo Ono

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(72) Inventor:

Yuji Kajiyama

c/o, No. 35 Sony Corporation

7, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(71) Applicant:

Sony Corporation K.K.

7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo-to, Japan

(74) Representative: Masaru Tsuchiya (Lawyer), and two (2) other members

Detailed Descriptions:

1. Title of Invention:

Production Method of Packaging for Semiconductor Equipment

2. Scope of Patent Claims:

The production method of packaging for semiconductor equipment, which is characterized as being equipped with semiconductor equipment on the substrate that is composed of such a material that is possible for a selective etching, tying up the connecting wire with the above-mentioned semiconductor equipment as well as putting together the external electrode parts of the connecting wire with the extreme end of the external electrode parts of the above-mentioned substrate, and resin molding all together the above-mentioned connecting wires on the above-mentioned substrate, as well as removing etching from the above-mentioned substrate in the last stage.

3. Detailed Descriptions of Invention:

Areas of Industrial Applications:

This invention is in regard to the production method of packaging for semiconductor

equipment.

The background technologies and their problems:

Conventionally, the so-called chip-carrier type packaging has been used widely as one of the methods for producing packaging on the printed substrate with high accuracy. This method is of a lead-less type packaging method, through which an electrode, which is being extended to the rear surface of the packaging, is connected directly to the conductor pattern on the printed substrate by soldering.

There are two (2) types of methods in this chip-carrier type packaging, namely, a ceramic type method and plastic type method. However, not only that the packaging made by the ceramic type method is expensive, but also it has such a disadvantage that a cracking and/or peeling might occur at the connections between the ceramics and above-mentioned soldering parts and/or the conductors, due to the

Tokugansho 59-208756 (2)

differences of their coefficient of thermal expansion during the temperature cycle, when soldered directly to the printed substrate. On the other hand, however, although the packaging by the plastic type method is less expensive, it also has such disadvantages that a heat dissipation capacity is being poor, as well as the shape itself is not suitable for the automation of the packaging.

In Fig. 1, the construction of this conventional plastic type chip-carrier packaging is shown. This packaging (1) is produced in such a way that by dropping a liquid epoxy resin from the above, onto the parts, after having connected both ends of the chip (4) and electrode (2) through a wire bonding method with small size wires (5) of Au, after setting the chip (4), which is

consisting of the semiconductor equipment, onto the printed substrate (3), on which the electrode (2) of copper film is being formed in advance.

At this packaging (1), the resin layer (6) and printed substrate (3) surround the chip (4). Since the heat resistance of these resin layer (6) and printed substrate (3) is relatively higher, the heat that is generated by the chip (4) while it is working cannot be removed effectively towards outside of the packaging (1). That is to say that, the heat dissipation characteristic of the packaging (1) is poor, and it is one of the disadvantages of this particular component. Moreover, when the liquid resin epoxy is dropped onto the parts from above, as mentioned previously, it is pretty difficult to control the small specific amount of liquid dropping at a higher speed with a constant manner, thus making it very difficult to handle the packaging (1) with an automated mode.

On the other hand, there is a packaging that is called as a tape-carrier type packaging, which is different from the chip-carrier type packaging. Compared with the conventional type of chip-carrier type packaging, this type of packaging has such an advantage that the unit can be made much smaller. However, it also has some other disadvantages as such that, the heat dissipation characteristic is poor, as the chip is totally covered by the resin layer, as well as it requires a special equipment as being employed with a tape.

The Objective of the Invention:

The objective of this invention is that, to provide a production method of packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, so that the above-mentioned conventional problems can possibly be solved.

The Outline of the Invention:

The production method of packaging for semiconductor equipment, which is related to this

invention is characterized as being equipped with semiconductor equipment on the substrate that is composed of such a material that is possible for a selective etching, tying up the connecting wire with the above-mentioned semiconductor equipment, as well as putting together the external electrode parts of the connecting wires with the extreme end of the external electrode parts of the above-mentioned substrate, and resin molding all together with the above-mentioned connecting wires on the above-mentioned substrate, as well as removing etching from the above-mentioned substrate in the last stage. By doing it this way, it is possible that to produce the lead-less type packaging for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive way. The external electrode parts, which are mentioned above may be represented by the above-mentioned connecting wires, and/or may be separated from the above-mentioned connecting wires, and be connected to the above-mentioned connecting wires.

Implemented Examples:

In the following, the production method of packaging for semiconductor equipment, which is related to this invention is described by using some sketched diagrams based on the implemented examples.

Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. In the following, the process is explained starting from Fig. 2A and in order.

First of all, in Fig. 2A, the Au layer (12) of thickness 1 [μ], Ni layer (13) of thickness 1 [μ], and Au layer (14) of thickness 3 [μ] are plated on top of the substrate (11) of Fe in order, and installed the chip connection part (16) and external electrode parts (17) (18), which are consisting of the chip (15) for the semiconductor equipment, onto the specific locations of the chip connection

part (11g) and external electrode connection parts (11h) (11i) on the above-mentioned substrate (11), respectively.

Tokugansho 59-208756 (3)

In Fig. 3, the plan view of the above-mentioned substrate (11), on which the process that is shown in Fig. 2A has been completed, is shown. Next, in Fig. 2B, after having installed the chip (15) onto the above-mentioned chip connection part (16), connect the chip (15) and above-mentioned external electrode parts (17) (18) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. Next, in Fig. 2C, in order to integrate the above-mentioned external electrode parts (17) (18), which are being installed on the substrate (11) that is shown in Fig. 2B, chip connection part (16), chip (15), and wire (19), establish the resin molding layer (20), which is composed of an epoxy, onto the above-mentioned substrate (11) by means of the well-known transfer-molding method. In this implemented example, the thickness "t" of the above-mentioned resin molding layer (20) has been set to 1 [mm].

Next, in Fig. 2C, only the Fe is etched selectively, however, the resin molding layer (20) and Au layer (12) are not etched practically by spray-etching from the back side (11a) of substrate (11) with such a solution like a ferric chloride (FeCl₃) for example, by which the etching can be avoided, so that the above-mentioned substrate (11) is removed, and that the lead-less type packaging (21) that is shown in Fig. 2D can be completed. Among the bottom surfaces of the Au layer (12), which were exposed by the previous etching, the external electrode parts (17) (18) at the bottom surface of the Au layer (12) turn out to be the external electrode surfaces (12b) (12c), and the bottom surface of the Au layer (12) at the chip connection part (16) turns out to be the

heat dissipation surface (12a).

When installing the packaging (21), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode surfaces (12b) (12c) that are shown in Fig. 2D can be connected directly to the conductor patterns on the printed substrate by soldering.

The above-mentioned heat dissipation surface (12a) in No. 1 Implemented Example turns out to be a heat dissipation surface for the heat that is generated by the chip (15) while it is working. Since the heat conductivity of a metal is extremely high, the heat that is generated by the chip (15) flows very quickly towards outside alongside the chip connection part (16), which is made of a metal, and removed effectively through the heat dissipation surface (12a). However, in order to remove the heat that is generated by the chip (15) more effectively, it is desirable that a part of the heat dissipation fins, which all together possess a broad surface area, is pushed to the above-mentioned heat dissipation surface (12a), so that the heat is removed through air cooling.

Since the packaging (21), which is explained in No. 1 Implemented Example, can be produced by such a simple process that is shown in Fig. 2A ~ 2D, the equipment which is being used for the conventional method can be utilized throughout the entire process. No only that, those special equipment which was mentioned previously and required for producing the chip-carrier type packaging is needed at here. Therefore, it is possible that to produce the lead-less type packaging (21) for semiconductor equipment, which has a high heat dissipation capacity as well as with more reliable capabilities, through an automated, simple, and less expensive ways. Moreover, in the above-mentioned No. Implemented Example, the transfer-molding method is employed as the method of forming the resin molding layer (20). This transfer-molding method will provide such an advantage that not only producing a reliable resin molding material, but also makes it possible

to produce the packaging in an automated manner, based on its easy molding automation and mass-production features.

In the above-mentioned No. 1 Implemented Example, just like the case that is shown in Fig. 2A, by slightly etching the upper surface of the substrate (11) with the previously mentioned FeCl₃ solution after having installed the chip connection part (16) and external electrode parts (17) (18), the undercut parts (11a) \sim (11f) can be formed on the substrate (11), which is under the chip connection part (16) and external electrode parts (17) (18), as shown in Fig. 4A, and the packaging (21) that is shown in Fig. 4B can be completed in the same method as shown in Fig. 2B \sim 2D. In this way, since the above-mentioned undercut parts (11a) \sim (11f) can be formed at the bottom of the chip connection part (16) and external electrode parts (17) (18) by means of the etching, which was described previously, the protruded parts (20a) \sim (20f) can be formed with the resins filling up the parts. Therefore, the above-mentioned chip connection part (16) and external electrode parts (17) (18) are supported by these protruded parts (20a) \sim (20f) from the bottom subsequently, and that the chip connection part (16) and external electrode parts (17) (18) can be prevented from falling off from the resin-molding layer (20) while the packaging (21) is used.

Tokugansho 59-208756 (4)

Moreover, as the chip connection part (16) and external electrode parts (17) (18) are formed in such a way that not being protruded from the bottom surface of the resin molding layer (20), both of these chip connection part (16) and external electrode parts (17) (18) can be protected further.

Fig. $5A \sim 5C$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example. In the following, the process is explained starting from Fig. 5A and in order.

First of all, in Fig. 5A, after having sprayed the well-known photo-resist on to the top surface of the substrate (11), which is 35 $[\mu]$ thick and made of Cu, execute the specific patterning. Next, by using such a solution like a ferric chloride (FeCl₃) that is previously mentioned for example, and by which only the Cu can be selectively etched, the surface of the above-mentioned substrate (11) is slightly etched, so that the chip connecting part (11g) and external electrode connecting parts (11h) (11i) can be formed individually on the surface of the above-mentioned substrate (11). And, after having removed the above-mentioned photo-resist, connect the chip (15) to the abovementioned chip connecting part (11g) through the soldering layer (23), just as it was done in Fig. 5B for No.1 Implemented Example, and connect the chip (15) and above-mentioned external electrode parts (11h) (11i) with the wire (19), which are composed of Au small wires, respectively, by means of the wire bonding method. In this implemented example, however, a larger diameter of wire than the one that was used for No. 1 Implemented Example was used, due to the reasons that would be explained later in this report. Next, establish the resin molding layer (20) on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. And, next complete the packaging (24) by removing the etching on the above-mentioned substrate (11), just as the same way that was done for No. 1 Implemented Example. The end part of wire (19), which was exposed by the previous etching turns out to be the external electrode parts (17) (18), and the bottom surface of the soldering layer (24) turns out to be the heat dissipation surface (23a).

When installing the packaging (24), which was completed throughout he above-mentioned process, onto the printed substrate, the above-mentioned external electrode parts (17) (18) that are shown in Fig. 5D can be connected directly to the conductor patterns on the printed substrate by soldering, the same way that was used for No. 1 Implemented Example. As it is clear now by

the above reasons, since the ends of the wire (19) are used as the external electrode parts (17) (18) in this implemented example, it is desirable to use the larger diameter of wire (19) as it was mentioned previously. The function of the heat dissipation surface (23a) is the same as it was for No. 1 Implemented Example.

The packaging (24) for the above-mentioned No. 2 Implemented Example is a little different from the packaging (21) for No. 1 Implemented Example, and the external electrode connection parts (11h) (11i), which were installed during the photo-resist and etching processes, are being connected directly to the wire (19), thus requiring no formations of the Au layer (12)(14) and Ni layer (13) that had been established for the packaging of No. 1 Implemented Example. The photo-resist and etching processes for the above case is much simpler compared with the plating process that was used for the packaging (21) for No. 1 Implemented Example. Also, by implementing this photo-resist and etching processes, the usage of such a precious metal like Au is going to be eliminated.

In the above-mentioned No. 1 and No. 2 Implemented Examples, it was mentioned with regard to a single chip to be installed at the single chip connection part and resin molding. However, based on this prototype idea, it is also possible to produce multiple numbers of packaging, all of which will have a single chip individually, at the same time, by installing multiple numbers of chip connection parts on a substrate, attaching multiple numbers of chips individually, resin molding in an integrated manner, and finally cut into the pieces. Furthermore, after having installed various kinds of chips and passive devices such as, condenser and resisters onto the substrate, and resin molding integrally, it is possible to produce the packaging that will have a various kind of functions, as well as the ones with highly integrated circuit element.

As the materials for the substrate for the above-mentioned No. 1 Implemented Example, it may

be another type of metal, such as Cu and the like, as long as the selective etching is possible, and by the same token, the materials for the substrate for the above-mentioned No. 2 Implemented Example, it may be some other type of metal, such as Fe and the like. Moreover, in the case of No. 1 Implemented Example, some other type of materials such as, polymidamide type resin can be used as well. In this case,

Tokugansho 59-208756 (5)

however, a mixture of hydrazine and ethylenediamine can be used as the etching liquid that was mentioned previously.

Effect of the Invention:

By the production method of packaging for semiconductor equipment, which is related to this invention, it is possible to produce the small size of packaging, which has a high heat dissipation capacity for the heat that is generated by the semiconductor equipment at the time of operation, as well as with more reliable capabilities, through an automated, relatively simple, and less expensive way.

4. Brief Descriptions for Sketched Diagrams

Fig. 1 shows the sectional view of chip-carrier type packaging construction of the conventional plastic type, and Fig. $2A \sim 2D$ are showing the process diagrams to explain the production method of packaging for semiconductor equipment, which is related to this invention by using No. 1 Implemented Example. Fig. 3 shows the plan view of substrate on which the process that is shown in Fig. 2A has been completed, and Fig. 4A and 4E are showing the similar views as the previous Fig. $2A \sim 2D$, which are showing the deformed example of above-mentioned No. 1 Implemented Example. Fig. $5A \sim 5C$ are showing the process diagrams to explain the production

method of packaging for semiconductor equipment, which is related to this invention by using No. 2 Implemented Example.

And, in these diagrams, the following Item Numbers are representing;

- (1), (21), (22), and (24) ----- Packaging
- (2), and (15) ----- Chip
- (3), and (19) ----- Wire
- (11) ----- Substrate
- (11h), and (11i) ----- External Electrode Connection Parts
- (17), and (18) ----- External Electrode Part
- (20) ----- Resin Molding Layer

Representatives for the applicant: Masaru Tsuchiya

Yoshio Tsunetsutsumi

Toshiki Sugiura

Fig. 1

Fig. 2A

Fig. 2B

Fig. 2C

Fig. 2D

Fig. 3

Fig. 4A

Fig. 4B

Fig. 5A

Fig. 5B

Fig. 5C

AFFIDAVIT

I, Hiroto Sasaki, translator for ALL LANGUAGES LTD, of Toronto, in the Province of Ontari	io,
make oath and say:	

- 1. I understand both the Japanese and the English languages;
- 2. I have carefully compared the annexed translation from Japanese into English with the attached document of the Patent Office Japanese Government, publication date November 27, 1984;
- 3. The said translation, done by me, is, to the best of my knowledge and ability, a true and correct translation of the said document in every respect.

SWORN before me at the City of

Toronto, this 12th day

of July, A.D. 2000.

A Notary Public in and for the

Province of Ontario.

(g 日本国特許庁 (JP)

10 特許出願公開

⑫公開特許公報(A)

昭59-208756

௵Int. Cl.³

識別記号

厅内整理番号

每公開 昭和59年(1984)11月27日

H 01 L 23/12 21/56

23/48

7357—5 F 7738—5 F 7357—5 F

発明の数 1 審査請求 未請求

(全 5 頁)

◎半導体装置のパッケージの製造方法

ēD15

頭 昭58-83188

❷旺

頤 昭58(1983)5月12日

边矣 明 者 秋山克彦

東京都品川区北品川6丁目7番

35号ソニー株式会社内

⑫発 明 者 小野鉃准

東京都品川区北品川6丁目7番

35号ッニー株式会社内

心经 明 者 提山雄次

東京都品川区北品川6丁目7番

35号ソニー株式会社内

砂出 順 人 ソニー株式会社

東京都品川区北品川6丁日7番

35号

心代 理 人 弁理士 土屋勝

外2名

明 湖 岩

1. 発明の名称

午身体長能のパングージの製造方法

2 毎許納米の範囲

選択エンチング可能な材料から成る基板上に半 は体操電を取除し、設設用ワイヤを上記干め体設 強に接続すると共にこの接続用リイヤの外が関係 部で上記基板の外部電像展標部位に接続し、次い で上記基板上において上記半導体装置及び上記型 は用ワイヤを一体に関照キールドし、しかる役上 記基板をエンテング談去することを特徴とする半 身体装置のパンケージの設立方法。

3. 必明の詳細な説明

直朵上の利用分野

不希明は、半時体に成のパンケージの製造方点 に関する。

片は狡猾とその問題は

征承、ブリント基盤上の火装也近の高いパンケージとして、ナンブキャリアダイグのパンケージが知られてい る。このパンケージはリードレス

メイプのパッケージで、パッケージの延順に引き 出されているハンダ付け可能な確性をブリント要 板の峰体パメンに直接ハンダ付けして逆鉄するこ とにより実録を行うものである。

このチャプキャリアァイブバッケーンには、モフミックメイブとブクステンクタイプとがある。
セラミックメイブはパッケーシ目体が船舗である
はかりでなく、ブリント基板に正接スシップでは、アリント基板に正接スシップでは、アリント基板に正接スシップでは、全国ではいるの間の機能發係数の表によって低
、気で上記等体との間の機能發係数の表によって低
、対している。一方、ブラステックタイプはパッケーンが安値であるという利点を有しているが、単独散性が無く、また形状がパッケーシの
変質の目的に応じていないという火点を有している。

このような交米のブラスナンクタイプのナンブ ャヤリアタイプペンケージの構造を取り近に示す。 このペンケージ(1)は、銅石製の頂便(2)が予め形成 されているブリント盃板(3)上に千母体鉄鍵を構取 するナップ(4)を収定し、ワイマポンディンタ法に より上記ナング(4)と上配電運(2)の一端とをAIIの翻 砂から成るワイマ(5)で扱改した後、上万より被状 のエポャン側脂を属下させて低化成形することに よつて作る。

てのパッケージ(1)において、チップ(4)は関語筋(6)とブリント 巫板(3)とによつで囲まれている。 これらの歯胎局(1)及びブリント 巫板(3)の 無低抗は共に大きいので、その動作時においてナップ(4)で発生する為をパッケージ(1)の外部に効果的に放けすることができない。即ち、このパッケージ(1)はな放散性が思いという欠点を有している。また上記の板状のエポキン側盾を両下する際に、 破棄の関射を一定は、しかも高速で横下することが深して、このためにパッケージ(1)はパッケージの製造の目効化に近していないという欠点を有している。

一万、上述のテノンャマリアタイプバンケージ とは共なるバンケーツドテーブやマリアタイブパ ンケーツがある。このタイプのバンケージは従来 のナンブャマリアタイプバンケージよりもさらに

ることができる。なお上記外部 在極 即は上記後秋 用タイマ自然が登ねていてもよいし、上記後秋用 タイマとは別に設けられかつ上記接後用タイマが 最終されているものでもよい。

涎脂饲

以下本始明化保る平均体装置のパンケーノの設立方法の共務例につき図点を診断しながら説明する。

第2A以一第2D図は不発明の第1関係例による半等体製はのパングーンの製造方法を説明するための正な図である。以下第2A向から工程版に 取明する。

まず為2A図において、早さから(μ)のFe 型の量板即の上に、座さり(μ)のAU層間、丹ら 1 (μ)のNi滑間及び座さら(μ)のAU層間を取 ベノンでして、平今体配理を発展するチンプ間の 紅巾が明みび外が確認が明細のそれぞれを上記が 弦叫の所定のアンプ報理単位(11x)及び外部監整 接続単位(11n)(11n)のそれぞれに数ける。無2 A以に示す工程終了後の上記を使用の平角凹を高 小を化できるという利点を有するが、 チンプが樹 版層によつで完全に優われているため機政数性が 良好でないこと、テープを用いているために特殊 な鉄座が必要である等の久々を有している。 気明の自的

本発明は、上述の問題にかんがみ、無故歌性が 及好でかつ信頼性の高い半海体委託のパッケージ の製造方法を提供することを目的とする。 発明の概要

3 図に示す。女にま2 B 図において、上記テップ 教室が頃にナンプロを歓迎した後、ワイマボンデ イング佐によつてこのチップロと上記外郡電便郡 切留とをそれぞれ Auの組録から放る ワイヤリで 袋 发する。女にほ2 C 図において、部2 B 図の基板 切の上に致けられた上記外部電便部切頃、テップ 必質が頃、チンプロ及びワイヤリを一体とするた のに、公知のトランスフア・モールド佐(やき 区 を広)を用いて、エポキンから成る倒脂モールド 胎辺を上記奪仮町上に形成する。 4 都 平 終 路 列に おいては、上記側宿モールド屋のの厚さ t を 1 (皿) とした。

及に引って協いされたAu 所以の下面のうち外部のによっナンタするが樹脂モールド暦四及びAu 所ははにエッナンタは、例えば塩化ホニは(FoCl。)所依を用いて、強在山の鉄面(11s)はからスプレーエッナンクすることにより、上記で収収を発去して、第2D図に示すリードレスタイプのペンケージのを発成させる。上記エッナンクによつで第四されたAu 所以の下面のうち外部

上述のようにして完成されたパッケージのでプリント運転上に実立する場合には、お2 D 図に示す上記外部電販面 (12b) (12c) をプリント基板上の将体パメンに低級ハンダ付けして最終すればよい。

上述の第1 役権例の熱放散面 (12x) は、その動作時においてテンプ的から発生する熱の放散面となっている。金属の無伝事能は非常に高いので、ナンプ的から発生する熱は金属製のナンブ破ばが (12x) から放放されることによつで効果的に能去される。しかし、より効果的にテンプ的の発生融を能去するためには、広い表面数を有する放為フィンの一路を上記熱放散面 (12x) に押し当てて空中により 然を放放させるのが好ましい。

上述のボー炎 変例の ベッケージ 四は 第2 A 図へ 第2 D 図に示すような簡単な工程によつて作ると

完成させるととができる。とのように上記のエンテングによつでナンブ収位部項及び外部環感部の個の下部に上記アンダーカント部(11x)~(11t)が形成されるので、とれらの部分に樹脂が回り込んで矢山部(20x)~(20f)が形取される。 従ってこれらの矢山部(20x)~(20f)によつて上記テンプ設役部項及び上記外部電極部団頃が下方から保持される協及となるので、上記テンプ収定部頃及び上記外部電極部団頃がバンケージの使用所において密指モールド層回から抜け口でしまうのを防止することのできるという利点がある。 さらにナンブ収定が収及び外帯電極部団頃が歯腫モールド周回の下回から矢山ずることなくを配されるので、これらのチンブ収置が収及び外部電極部団頃をおいて、これらのチンブ収置が収及び外部電極部団頃を出ますることができるという利力もある。

お51四~ほ5 C出は本発射の別2 実施制による中央体表はのバングージの製造方法を設明するための工作過である。以下に5 A 凹から工程脈に収明する。

まずおうA凶において、母さうち(*)のCu

とができるばかりでなく、全ての製造工程に従来から用いられている集業を用いることができるので、ナーブキャリアダイブのパックージにおいて必要なが不安である。 花りながなないがない である。 すらに上述の事し でいるのでもる。 すらに上述の事し でいるのできる。 すらに上述の事し できるに でいるの でいた (を 武成 財 野止 ができる ばか る でいた でんパッケージを目動的に製造できるという利点を行している。

なお上述のボー夹筋例において、第2A凶に示す場合と同様にテップ収置部的及び外部電極部の BeCs。 搭板を用いて値かにエンナングすることにより、 第4A囚に示すようにテップ収置部の及び外配電極部の間の下部の搭板以にアンダーカント部(11s) を形成し、次に第2B凶~第2D凶と同様な方法によつて第4B囚に示すペンケージ以を

段の基板山の上面に公知のフォトレンストを屋布 した毎に所定のパメーンニングを行う。 仄いで Cu のみを進載的にエッチングするエンテングル、例 えは既述のFoCL。俗板を用いて上記蓋板Wの次面 を伍かにエンチングすることによつて、上記器板 川の表面にチップ数量部位 (11g) 及び外部恒値接 込地位(11b) (11i) をそれぞれを似する。上处シ オトレシストを除去した旅におうB凶において、 お1 実施到と同なに、上記テンプ数配部位(11g) にハンダ暦四を介してナンブ目を収置した他、ワ イイポンデイング圧によつてくのナンブ以と上記 外部電腦技術部位(11h)(11i)とをそれぞれ Agの 粗似から広るワイヤ川で弦紋する。なお本火風切 においては、公丞の理由により、おり実施列で用 いたタイヤよりも住の大きいタイヤを用いた。仄 に称り 英雄何と同様に樹脂モールド海峡を上に基 |松山上に杉田する。 次に上記芸板町を昇 1 矢地的 と问ばな万矢でエッチング除去してバッケージは を完成させる。上記エンナングにより呼出された ワイヤ时の異弱が外部破極部の凹となり、またハ

ンデル四の下面が熱放設面(23x)となる。

上承のようにして矢広されたパングージWをブ リント巫以上に必要する場合には、第1次施例と 川外に、沿うC凶に示す上記外的電極部のほぞブ リントを収上の中状パメンに直弦ハング付けして 従以ずれはよい。 CのCとから明らかなように、 本実配例においてはりイナ目の冷むをそのまま外 節宿性部の100として用いるために、タイヤ四のほ を以述のように大きくするのが好ましい。 なお無 放取品(23a)の保証は乗り実施例と同様である。

上述の県2次面例のパンケージ(4は、第1次路 例のパングージ四と異なつで、フォトレジスト工 低反びエンナング工役によつで五夜川に敢けられ た外部軍運役役構企(111m)(111)にワイナ四合版 依依はするようにしているので、お1矢箱内のパ ンケーシのKおけるAu 船Q20g及びNi 局間を形 成する必要がない。上配のフォトレジスト工程及 びェンナング工程は引し来路側のペングージ四で 用いたメンヤ工程よりもさらに簡便である。また これらのフォトレジスト工格及びエンテング工程

脚を用いることも可能である。この場合には以丞 なお函面に用いた行号において、 のエノナンクほとしては、ヒドラランとエナレン ジアミンとの社合省を用いればよい。

死期の幼术

本記的に保る主導体装置のパノケージの製造方 たによれれ、その曲作時において牛み件安配から 后住する私の仏教性が良好でありかつ個板性が高 い小水のパッケーシを、値めて簡便かつ安仙な方。 伝によつて自知的に製造することができる。

4 四回の制作な説明

2.1 以は従来のブラスチンクタイプのチンプキ マリアダイグパングーンの熱益を示が断血因、発 2AM~42DAは年発明の第1天配例による下 の体にはのバングージの製造方法を説明するため の工作因、旅る四は上紀以2 A 四化示す工程終了 此的人表的平面图、第4人图及目前4日图は上江 名1 突的网络爱陀约仑苏丁上記载 2 A 钢~霜 2 D 这些问任公园,来5人这一承5个园は本元明の第 2次船割による牛の年記載のパンケージの製造万 近を成功するための工位凶である。

を用いることにより、An 等の賃金銭を用いる 必要がなくなるという利点がある。

上述の第1実施例及び第2実顧例においては、 1個のチップをチップ製賞部に製催してこれを何 脂セールドする場合につき述べたが、世間上に多 数のチップ数数部を致け、それぞれのテップ数数 邰に同一のナップを収定して、これらのチップを 一体に皮脂モールドした欲に切断分離することに より、それぞれ1個のナンブを有する何一のパッ ケージを多数個同時化作るとともできる。また確 個のケップと、コンデンサや世気等の交面兼子と を巫収上に敬仰した後にこれらを一年に何昭モー ルドすれば、強々の保証を有するパンケージを作 ることができると共に、凶断柔子の乳破皮の高い パッケージを作ることができるという利点がある。

上述の第1英脳別の芸板の材料は選択エッテン 1が可能であればCa 等の他の金属であつてもよ く、また第2異角側の基板の何科も下。 時の他の 金属であつてもよい。第1米塩例においてはさら に金属以外の材料、倒えはポリイミドアミド茶樹

(1)21/(20/0 バッケーツ

チンブ 1-1 kt S

ワイマ

au ··· 处板


外部军冠坛校师区 (111)(111)


外的可证的 n United


御記モールド燈 cu ···


である。


M 大 连 人 主 医 **%** 2














第 5 A 凶